Abstract-We investigate a Magnetic Josephson Junction (MJJ) -a superconducting device with ferromagnetic barrier for a scalable high-density cryogenic memory compatible with energyefficient single flux quantum (SFQ) circuits. The superconductorinsulator-superconductor-ferromagnet-superconductor (SIS FS) MJJs are analyzed both experimentally and theoretically. We found that the properties of SIS FS junctions fall into two distinct classes based on the thickness of S layer. We fabricate Nb-Al/AlOx-Nb-PdFe-Nb SIS FS MJJs using a co-processing approach with a combination of HYPRES and ISSP fabrication processes. The resultant SIS FS structure with thin superconducting S -layer is substantially affected by the ferromagnetic layer as a whole. We fabricate these type of junctions to reach the device compatibility with conventional SIS junctions used for superconducting SFQ electronics to ensure a seamless integration of MJJ-based circuits and SIS JJ-based ultra-fast digital SFQ circuits. We report experimental results for MJJs, demonstrating their applicability for superconducting memory and digital circuits. These MJJs exhibit I c R n product only ∼30% lower than that of conventional SIS junctions co-produced in the same fabrication. Analytical calculations for these SIS FS structures are in a good agreement with the experiment. We discuss application of MJJ devices for memory and programmable logic circuits.
I. INTRODUCTION

R
APID Single Flux Quantum (RSFQ) technology [1] offers unmatched clock speed and low power dissipation [2] - [4] . Recently, its power dissipation was further reduced with an introduction of energy-efficient single flux quantum logics [5] - [8] , making these circuits viable contenders for the implementation of next generation high performance computing (HPC) [9] , cryogenic sensor image processors, and highend instrumentation. However to date, the high performance potential of RSFQ technology was realized only for limited practical applications of mixed signal Digital-RF circuits for communications and signal intelligence [10] - [12] . Highly promising applications in HPC, instrumentation and other fields remain unfulfilled. The chief reason for this is a lack of dense, high capacity superconducting memory capable of matching unparallel clock speed and low power available with single flux quantum technology.
In spite of substantial efforts to develop a suitable superconducting memory technology [13] - [21] , only a 4 kbit random access memory (RAM) was demonstrated to date [16] . This capacity was not sufficient for practical applications. Serial memories applicable to some instrumentation applications [22] did not go further either, as a 1 kbit memory occupied a substantial area [23] making it hardly extendible to application requirements. Superconducting memory exhibits relatively low density due to relatively large size of SQUID-based memory cells coupled to address lines via transformers which are difficult to scale [13] - [21] . Additionally, the RAM ac power was identified as an obstacle for the development of larger size memories [21] .
In some cases, the lack of high capacity superconducting memory can be circumvented by architectural approaches reducing memory requirements [24] . An attempt to eliminate the need for massive addressable memories by the distribution of memory functions in digital RSFQ circuits is described in [25] . However an existence of dense energy-efficient random access memory would unlock many presently not realized applications and would substantially enlarge the applicability of superconducting technologies.
In order to get around the low capacity of superconductor memories, hybrid superconductor-semiconductor schemes were pursued combining room-temperature CMOS memory and RSFQ interface circuits [26] or building a cryogenic (4 K) hybrid Josephson junction (JJ) CMOS RAM [27] . Recently, a cryogenic 64 kbit hybrid JJ-CMOS RAM was successfully demonstrated [28] . This hybrid RAM can fill a niche in the memory hierarchy, in which access time requirements are less demanding. Still, there is a strong need for a fast, energy efficient memory integrated with energy-efficient digital circuits on the same chip and capable of operating with a clock rate similar to RSFQ digital circuits.
The ideas of combining superconducting and ferromagnetic materials to build a high density cryogenic RAM were first expressed in the 1990s and recently gained even more attention [29] - [33] . These ideas were based on various structures of superconducting and ferromagnetic layers, ferromagnetic dots, combined with superconducting-isolator-superconducting (SIS) JJs for readout. However, these initial concepts were not further developed. A hybrid superconducting-magnetic RAM was proposed by combining proven magnetic tunnel junctions (MTJs) with the SIS readout JJs to form a cryogenic MRAM [34] .
The experimental realization of superconductingferromagnetic junctions in 1999 [35] , [36] stimulated memory ideas based on using magnetic Josephson junctions (MJJs), in which ferromagnetic layers are integrated within a Josephson junction [37] - [46] . The MJJ critical current can change and retain its value by the ferromagnetic layer magnetization allowing the realization of two distinct states with high and low I c , corresponding to logical "0" and "1" states, respectively. In [44] , the storage MJJs are suggested to be integrated with readout SIS JJs into SQUID loops following known superconducting RAM architectures, e.g., [14] . However, it is not evident if MJJs in the proposed configuration can bring any advantage in density and energy-efficiency as compared to the design with proven MTJs, cf. [34] .
In contrast, the MJJs are suggested to perform both data storage and readout functions in [38] - [40] , [45] , [46] . The first MJJ-based memory with energy-efficient SFQ switching readout was proposed in [39] , [45] . Such a memory required MJJs to be compatible in speed and critical currents with conventional SIS junctions. Memory built with these MJJs is electrically and physically compatible with SFQ-type circuits allowing a fabrication of memory and digital circuits on the same chip in a single process expandable to a high density 3D integration. This will enlarge the applications of MJJs beyond just memory arrays into programmable logic and enable the smaller footprint as SQUID loops are no longer required.
Our MJJs are made using only one ferromagnetic layer (F-layer). By applying magnetic field pulses (e.g., by current pulses through a superconducting Write line), the junction F-layer can be magnetized in two opposite directions. To discriminate these directions, a read current bias is applied through the MJJ inducing a reference magnetic field (self-field). Depending on F-layer magnetization, this field either adds to or subtracts from F-layer magnetic field effectively forming two possible magnetic states with high or low magnetizations corresponding to low ("1") and high ("0") MJJ critical currents, respectively (see Fig. 2 in [46] for clarity).
The switching between "0" and "1" states has been observed in Superconductor-Ferromagnetic-Superconductor (SFS) Nb/Pd 0.99 Fe 0.01 /Nb junction [38] . The characteristic voltage I c R n of these SFS devices was 2-3 nV, which makes them too slow (∼MHz rate) for the memory designs discussed in [39] . Achieving MJJ switching speed comparable to that of conventional JJs is essential for both types of junctions to be integrated into a single circuit operating in an SFQ nonhysteretic switching regime. By inserting an additional isolation tunnel layer (I-layer) in the junction (i.e., fabricating an SIFS structure), we were able to increase V c = I c R n to ∼1 mV achieving high switching frequency. The SIFS MJJ based on Nb-Al/AlO x − Pd 0.99 Fe 0.01 − Nb tunnel junctions with V c from 100 to 400 μV were reported in [39] . Very recently, we demonstrated Nb-Al/AlO x − Nb − Pd 0.99 Fe 0.01 − Nb MJJ device of SIS FS type where superconductivity of S -layer was substantially affected by the adjacent ferromagnet making it close to the SIFS configuration [46] . By applying magnetic field pulses, the MJJ was switched between "0" and "1" logic states. This MJJ exhibited high characteristic voltage I c R n ∼ 1 mV enabling fast non-destructive readout and making it applicable for an energy-efficient memory compatible to SFQ circuits.
However, the fabricated SIS FS showed significant differences in observed critical currents. From our initial measurements [46] , it was difficult to establish whether superconductivity in the S -layer was completely or only partially suppressed.
In this paper, we theoretically and experimentally investigate SIS FS junctions focusing on effects of the S -layer thickness. Our study is guided by requirements of these devices for memory applications and their compatibility to SIS-based digital circuits.
II. SUPERCONDUCTOR-INSULATOR-SUPERCONDUCTOR-FERROMAGNET-SUPERCONDUCTOR JUNCTIONS
A. Theory
Here, to analyze SIS FS devices, the conditions of dirty limit are presumed to be valid for all superconducting and ferromagnetic layers. Additionally, the effective electron-phonon coupling constant for the F is set to zero. With these assumptions, the critical current Ic is calculated by numerically solving Usadel equations [47] with Kupriyanov-Lukichev boundary conditions [48] . Figs. 1-3 summarize the results of this selfconsistent approach. Fig. 1 presents I c R n product as a function of F layer exchange energy, h, calculated at T = 0.5T C for different thickness, L S , of S film, large thickness of S electrodes and F layer thickness, L F = 2ξ F with ξ F being decay length in ferromagnet, of a SIS FS sandwich. For simplicity, in our calculations the critical temperature, T C , for S and S layers is assumed to be the same with decay lengths ξ S and ξ S are, also, the same for all the films. All calculations are performed for SIS FS structure with following layer thicknesses: for base S electrode of 2ξ S , for ferromagnetic layer of 2ξ F and counter S electrode of 10ξ S . Both S F and FS interfaces can be described by suppression parameters γ = ( 
Here ρ S and ρ F are resistivity of S, S and F films, respectively, R N and R S F are the resistances of SI and S F interfaces; and A is the area of junction cross section.
In the limit of large L S , the SIS FS device can be considered as a composition of two independent SIS and S FS junctions coupled in series. A flowing across SIS FS supercurrent
depends on the critical currents, I SIS and I S F S , of these junctions and superconducting electrode order parameter phase difference, ϕ [49] . For the given set of parameters, L S = 10ξ S and h = 0, I S F S appears to be much larger compared to I SIS and in accordance with (1) the I(ϕ) ≈ I SIS sin ϕ. Near h = 0, the magnitude of I SIS coincides with prediction of AmbegaokarBaratoff (AB) theory (horizontal dashed line in Fig. 1 ). Further increase of h leads to suppression of I S F S . In the vicinity of 4T C the S FS junction exhibits first 0 − π transition (marked in Fig. 1 ) with its critical current drastically decreasing, crosses zero and increases again to its previous value. Fig. 1 presents absolute value of I c with negative values being reflected to positive. Following (1), this is accompanied by transformation of I(ϕ) relationship and final generation of the π-shift between phases of order parameters of S and S films with further h increase. Note, that in the range of h between 5T C and 20T C , the SIS FS device is π-junction with I c R n product practically equal to that of SIS tunnel junction.
In a vicinity of h ≈ 30T C there is π − 0 transition and for larger h the junction is in the 0-state with the weak place located in the F layer (I S F S < I SIS ).
The decrease of L S causes the suppression of superconductivity in the S film. It is still weak for L S = 5ξ S . With further decrease, for L s = 3.5ξ S , the I c R n product of the structure even at h = 0 is about 0.7 normalized to the AB value. In the π-state the I c R n is further suppressed with h increase and at h > 10 T C the structure behaves like SINFS junction. Note, that for L S < ξ S , we are in the SINFS regime for any values of h. Fig. 2 presents I c R n product as a function of S layer thickness, L S , calculated at T = 0.5T C for different exchange energy, h, infinitely large thickness of S electrodes and F film thickness,
It is seen that at h < 20T C and L S > 4ξ S the magnitude of the junction critical current I c = I SIS closes to that of Ambegaokar-Baratoff (AB) theory (horizontal dashed line in Fig. 2 ), while the structure is either in 0 − (h < 5T C ) or in the π-state (5T C < h < 30T C ) depending on the value of exchange energy, h (see Fig. 1 ). At lower thicknesses, the superconductivity in the layer S is suppressed due to the proximity effect. Fig. 3 presents the temperature dependencies of I c R n product calculated for different thickness, L S , of S film, infinitely large thickness of S electrodes and F film thickness, L F = 2ξ F , γ = 1, γ B = 0.3, γ BI = 1000 and h = 0. In a vicinity of T c all the curves have a positive curvature. This behavior is typical for SINS structures. It comes from suppression of superconductivity at SN interface and in the S layer, which is the stronger the closer is the temperature to T c . For smaller T the intrinsic superconductivity in S film and at FS interface are restored. At L S > 3ξ S this is accompanied by strong increase of I c to value, which is close to that followed from AB theory for SIS tunnel junctions (dashed line in Fig. 3 ). For L S = ξ S the shape of I c (T ) is typical for SINS structures. It is proportional to
3/2 at T = T c and saturates for T = E T h , where E T h is Thouless energy [50] .
The larger is h, the larger is the thickness of L S at which the crossover between this two typical shapes of I c (T ) occurs.
In the interval of S layer thickness 3ξ S < L S < 5ξ S , the SIS FS structure, when it is biased, behaves as a composition of two independent SIS' and S FS junctions coupled in series. Contrary to that, when it is placed in external magnetic field, H ext , it behaves a single junction. The S layer is too thin to screen H ext .
B. Fabrication
Our fabrication process is based on a co-fabrication approach using a combination of HYPRES and Institute of Solid State Physics (ISSP) fabrication processes. Below we briefly trace our steps to produce samples. The details of our co-fabrication, i.e., techniques and methods used, thicknesses of layers, etc., reported elsewhere [46] . We produced a series of wafers with an in-situ deposited Nb-Al/AlO x − Nb trilayer targeted for 4.5 kA/cm 2 Josephson critical current density standard for HYPRES technology [51] . Next, the wafers were diced into samples and sent to ISSP, where after about 10 nm of Nb top electrode was etched away the PdFe/Nb bilayer was deposited. The ferromagnetic layer was thin enough to avoid significant critical current suppression. Then, we formed a square mesa of 10 × 10 μm 2 sizes and patterned the bottom Nb-electrode. At the next step, we evaporated an isolation layer with a contact window with 4 × 4 μm 2 junction contact size. Last, the Nb wiring electrode was deposited and patterned.
Depending on S thickness, the resultant SIS FS structure can be approximated by a single SIFS junction or by two SIS and S FS junctions. The former case is expected when superconductivity of S -layer is substantially suppressed by the adjacent ferromagnet resulting in SIFS configuration. For a reference, we also produced conventional SIS S junctions on the samples from the same wafers by excluding the F-layer deposition step.
C. Experimental Results
Measurements were performed in a variable temperature liquid He cryostat with samples placed in a vacuum can with He gas added for better heat exchange. Fig. 4 shows the measured current-voltage (I-V) characteristics at 4.2 K of SIS FS and SIS S junctions produced in the similar fabrication cycles with only a positive quadrant shown for simplicity. The I-V curve of the reference SIS S junction shows critical current I c = 3.3 mA. The observed I c corresponds to critical current density consistent with the target of 4.5 kA/cm 2 and the reduced gap in Nb counter electrode. The I-V curve shows smaller value of sum of superconducting Nb electrode gaps than 2.6 mV gap voltage observed for JJs made by the standard HYPRES process [51] . We attribute this to a gap suppression in the thin Nb counter electrode [46] . Both SIS S and SIS FS I-V curves exhibit a step at ∼ 700 μV that can be explained by the peculiarity at the gap difference due to different quality of the base and counter Nb electrodes. The negative slope of the I-V curve may be caused by the uniform change in the energy gap due to influence of quasiparticle injection [52] resulting in a non-equilibrium state of junctions [53] , [54] .
This SIS FS junction at T = 4.2 K exhibits characteristic voltage I c R n of ∼ 700 μV making it fairly compatible to the speed of conventional SIS JJs used in RSFQ circuits. Fig. 5 shows I c (T ) dependence for SIS FS junction with F-layer of 14 nm. The I-V curve for this junction at T = 4.2 K is presented in Fig. 4 . I c significantly varies from 3 K to 7 K temperature range reaching its maximum at lower temperatures. The dependence mimics the calculated curves shown in Fig. 3 for L S = 3 − 5ξ S . This may indicate transition of residual S layer into superconducting state at temperature low than 4.5-5 K. A comparison of the experimental and calculated curves is only semi-quantitative due to simplicity of our model. To be sure that S -interlayer is superconductive, we measured I c dependence from external magnetic field H ext at this lower temperature of 1.3 K. The application of an external magnetic field changes the magnetization of the ferromagnetic layer that in turn changes the junction I c when junction bias current is applied for readout. This realizes two distinct states with high and low I c , corresponding to logical "0" and "1" states, respectively. SIS FS junction switching curves similar to one reported in [46] were observed when junction switched from a superconducting (logical "0") to a resistive state (logical "1") and back by a pulse of magnetic field. This switching curves were recorded at T = 1.3 K when junction was biased with 1.5 mA for readout.
We also performed Josephson magnetometry [38] for SIS FS junction with 14 nm thick F layer using well-known feature, 
with λ 1 and λ 2 being London penetration depth for top and bottom electrodes. The inset to Fig. 6 shows magnetization curve obtained taking into account thicknesses of base, L 1 , and top, L 2 , electrodes; Al/AlO x layer, L Al/AlOx ; S layer, L S = 10 nm, and PdFe, L F = 14 nm, and London penetration depths for HYPRES and ISSP processes. Adding all these thicknesses (2) gives L m = 139 nm. Magnetic moment M is defined then by following:
With L m = 139 nm, formula (3) gives magnetization dependence shown by solid circles in inset to Fig. 6 . From inset to Fig. 6 , the PdFe layer coercive force is ∼12 Oe, saturation field is ∼40 Oe with saturation magnetization of 4πM ∼ 170 G.
Following the approach described in [38] I c (H ext ) and M (H ext ) experimental data were fit by standard Fraunhofer curve. These magnetometric dependencies are presented by solid lines in Fig. 6 and inset to Fig. 6 with only I c (H ext ) for decreasing H ext shown for clarity. The good agreement between experimental data and our fits proves the validity of our L m estimation. This also confirms that our SIS FS junction acts as a single Josephson device and external magnetic field completely penetrates Al-AlO x − Nb − PdFe barrier and S layer, although being superconducting, does not screen H ext due to its small thickness.
III. APPLICATION CONSIDERATIONS
As it was discussed above, MJJs can be a basis for nonvolatile random access memory, programmable digital logic arrays (functionally similar to semiconductor FPGAs), and other digital application requiring programmable change of a function. The major difference for these applications is in the array configurations. For RAM, a 2D array can be configured as a set of serially connected and biased memory cell columns. For programmable digital logic, the memory elements are distributed over digital circuits. These elements can be biased in parallel. In both cases, addressing can be done by applying overlapping column (Y) and row (X) signals.
In the X/Y arrays, the resilience to a half-select problem is important. This is the requirement for a memory cell not to be selected when only one address (e.g., only X) is applied.
Here we are considering SIS FS MJJs as a scalable reprogrammable element capable to energy-efficient Read/Write operations, long retention times, reliability, etc. Depending on S layer thickness L S , there are two cases (1) of SIS FS with L S much less or comparable to ξ S and (2) with L S ξ S . In the first case S layer does not participate in the screening of external magnetic field. Magnetic flux Φ in such SIS FS junction at external magnetic field H ext = 0 appears due to residual magnetization M of F-layer. In the second case, with thick S layer, the SIS FS structure is very well approximated by two serially connected SIS and S FS junctions with I c under small exchange field, defined by SIS I c . We will consider both these SIS FS junction types for possible applications.
A. Read Operation
The Read operation is the most critical as it is typically performed more frequently that the Write operation. Consequently, its speed, energy efficiency, and ability for pipelining are critical. We distinguish different readout schemes applicable for RAM and programmable digital logic applications.
For RAMs, the Read operation is performed when MJJ is selected (i.e., biased) to have its M (H) hysteresis loop shifted to have two different values of I c at H ext = 0 [46] . The read signal then interrogates the cell and produces the voltage output depending on MJJ I c determined by the magnetization of MJJ F-layer. This is a simple configuration, resilient to the halfselect problem. It largely reproduces the known conventional RAM schemes. As a drawback, it requires two current relatively long pulses (e.g., X-select and Y-read) overlapping in time. The generation of these pulses will be equivalent to a generation of multi-SFQ pulses. Consequently, the energy efficiency of this process will be determined by the generation of these two multi-SFQ pulses and a multi-SFQ voltage response (when "1" is read out) of the MJJ memory cell.
In order to improve the energy efficiency of the Read process, one needs to use lower energy single SFQ pulses (∼10 −19 J). To achieve this, we can use a different scheme specific for the SFQ implementation. In this approach, only one multi-SFQ (X-select signal) can be used. The readout single SFQ pulse interrogates memory cells. A simple detection of a presence of the SFQ pulse at the output of the array slice would indicate the result of the readout. Similarly, this scheme is resilient to a half select. Its energy efficiency should be in ∼3 times better compared to the previous scheme.
For applications in programmable logic, we can use MJJs to construct SFQ decision-making pairs (DMPs), which is the main element of RSFQ-type circuits [39] . The state of MJJs affects the DMPs thresholds to sets the desired logic function.
No an X/Y array type readout is necessary.
B. Write Operation
In contrast to the known room-temperature magnetic memory elements, our MJJs have different requirements and practical implications. The conventional MRAM technology uses the difference in resistance between two magnetized states with anti-and ferromagnetic configurations. In our case, we are using the difference in critical current of MJJs, which is achieved when junction is biased into a state with lower magnetization and higher I c , while another corresponds to a state with higher magnetization and lower I c . This is accomplished when the magnetization of F-layer is combined with a magnetic self-field induced by the MJJ bias current applied for Read operation. This field either adds to or subtracts the F-layer magnetic field [39] , [46] . We rely on magnetically soft materials, which also preferred for higher energy-efficiency remagnetization (Write process) as the remagnetization energy is proportional to area of hysteresis.
For both RAMs and programmable logic, the Write operation will be done in a similar fashion. The unbiased memory element is selected by applying one of addressed (say, X-line). Then the Write signal (Y line) of certain polarity (e.g., positive for "1" and negative for "0") is applied. Overlapping in time of these two pulses will add up the applied to the MJJ external magnetic field H and remagnetize MJJ. With presently available large multi-domain MJJ devices, the realized memory cells are not protected from a half-select problem. When the cell is halfselected, the cell will be subjected to a lower (∼1/2) Write current causing magnetization below saturation and leaving MJJ at an undesirable magnetic state after the completion of the Write operation. This issue can be addressed by introduction of a magnetic anisotropy and/or reduction of MJJ size to a singledomain structure. The anisotropy will effectively transform MJJ magnetization from proportional to threshold dependence on applied Write current. Similarly, two magnetization directions will be summed with magnetic field induced by Read bias current. The scaling rules and exact dynamics of these devices will require further investigation.
The energy efficiency of this process will be determined by the generation of X and Y multi-SFQ pulses and the energy used for magnetization reversal. It is less energy-efficient than the SFQ Read process, which might be acceptable for typical cases with more frequent Read operations and in programmable logic, in which Write is done rarely to set the desired logic functions.
Still it would be advantageous to increase the Write energy efficiency and memory density. Similar to conventional magnetic memory, an injection of a spin-polarized current can be utilized instead of field bias. The memory density would improve in two ways. First, this would allow one to increase density of memory cell placement as screening layers for magnetic bias lines will not be necessary. Second, this would eliminate the need for magnetic coupling, which do not scale with the junction size reduction. We also expected that in contrast to conventional MRAM cells, the lower critical current densities for spin-polarized currents would be sufficient due to the use of soft ferromagnets. For the implementation of such spin-torque transfer memory devices, more complicated layer structure compared to SIS FS devices discussed in this paper would be required. The possible realization of these devices may include further development of recently demonstrated planar SN/FS junctions [56] enhanced with additional ferromagnetic and insulator layers.
The compatibility in fabrication between SIS and SIS FS that we demonstrated will allow us to manufacture both junction types in a single fabrication process. For successful operation within DMP, the SIS FS critical current should be close to the SIS one. Therefore, SIS FS junction with thicker S layer would be preferred as their critical current is not depressed by F-layer.
Similarly, MJJs can be used as programmable bias limiting junctions to modify biases of the selected sections of ERSFQ and eSFQ circuits [5] - [7] . They also can be used in programming the SFQ clock distribution network to disable particular branches if necessary. This will lead to further reduction of dissipated power associated with SFQ clock distribution.
IV. CONCLUSION
We investigated superconductor-insulator-superconductorferromagnet-superconductor (SIS FS) Magnetic Josephson Junctions (MJJs)-the superconducting devices with ferromagnetic barrier for a scalable high-density cryogenic memory compatible with energy-efficient single flux quantum (SFQ) circuits. Specifically, we analyzed SIS FS MJJs within framework Usadel equations and found that the properties of SIS FS junctions fall into two distinct classes based on the thickness of S layer. We fabricated and measured Nb-Al/AlOx-NbPdFe-Nb SIS FS MJJs. These junctions are compatible with conventional SIS junctions allowing their seamless integration with SIS JJ-based ultra-fast digital SFQ circuits. Experimental results for MJJs verified their applicability for superconducting memory and digital circuits with analytical calculation for these SIS FS structures is in good agreement with the experiment. The application of MJJ devices for memory and programmable logic circuits was discussed. Our estimates show that SIS FS MJJs are quite suited for the use in energy-efficient RAM circuits, programmable logic arrays, and programmable clock distribution networks for energy-efficient digital circuits.
Although the MJJ based designs of different flavors known to date suggest a possibility of denser memory than that based on SQUID loops, the density will be limited by the co-location of address lines separated in-plane to avoid a magnetic crosstalk between neighboring cells. This calls for the development of spin-torque transfer approaches which would lead to the memory density defined only by memory devices. The energy efficiency of superconducting-ferromagnetic RAMs will also be strongly dependent on energy-efficiency of address decoders, address line drivers, and sense circuits. The optimization of memory cells should be done in conjunction with the optimization of these periphery circuits in order to maximize an overall energy efficient memory operation.
